



NAVAL AIR WARFARE CENTER
Aircraft Division

NAWCADLKE-MISC-483100-0001


**GENERIC ENGINEERING FORMATS FOR ELECTRONIC
PINOUT INTERFACE
CHARACTERISTICS OF DIGITAL BOARD/ASSEMBLY TESTERS**

Support Equipment Automatic Test Equipment Branch
Aircraft Support Equipment
Automatic Test Equipment/Test Program Set
Hardware/Software Division
Naval Air Warfare Center, Aircraft Division
Lakehurst, NJ 08733-5109

29 June 1995

APPROVED FOR PUBLIC RELEASE
DISTRIBUTION UNLIMITED

Prepared for
Commander, Naval Air Systems Command
PMA260
Washington, DC 22243-5120



19950724 162

DTIC QUALITY INSPECTED 5

NAWCADLKE-MISC-483100-0001

GENERIC ENGINEERING FORMATS FOR ELECTRONIC
PINOUT INTERFACE
CHARACTERISTICS OF DIGITAL BOARD/ASSEMBLY TESTERS

Prepared by: Thomas McGrath
Thomas McGrath
Support Equipment,
Automatic Test Equipment Branch

Reviewed by: William Molloy
William Molloy
Head, Support Equipment,
Automatic Test Equipment Branch

Approved by: Stephen Roman
Stephen Roman
Head, A/C SE ATE/TPS
Hardware/Software Division

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188	
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.				
1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE 29 June 1995		3. REPORT TYPE AND DATES COVERED Technical
4. TITLE AND SUBTITLE GENERIC ENGINEERING FORMATS FOR ELECTRONIC PINOUT INTERFACE CHARACTERISTICS OF DIGITAL BOARD/ASSEMBLY TESTERS			5. FUNDING NUMBERS	
6. AUTHOR(S) Thomas McGrath				
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Air Warfare Center, Aviation Division Code 4.8.3.1 Lakehurst, NJ 08733-5109			8. PERFORMING ORGANIZATION REPORT NUMBER NAWCADLKE-MISC-483100-0001	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) Naval Air Systems Command PMA260 Washington, DC 20361-3259			10. SPONSORING / MONITORING AGENCY REPORT NUMBER	
11. SUPPLEMENTARY NOTES				
12a. DISTRIBUTION / AVAILABILITY STATEMENT Approved for public release; distribution unlimited.			12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) This report documents the development of a set of generic engineering formats for the characterization of performance parameters at the interface at an advanced digital board test systems on a pin by pin basis. The parameters of concern here are input and output data lines, clocks and control lines. The emphasis of this effort has been to identify enough of the pertinent parameters to enable a "Congruent Match" between different testers with the same capability at the Hardware Interface Level.				
14. SUBJECT TERMS Digital Test Unit, Formats, Digital Interface, Performance Characteristics, Data Capture Formats			15. NUMBER OF PAGES 48	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT Unclassified	18. SECURITY CLASSIFICATION OF THIS PAGE Unclassified	19. SECURITY CLASSIFICATION OF ABSTRACT Unclassified	20. LIMITATION OF ABSTRACT	

NAWCADLKE-MISC-483100-0001

THIS PAGE LEFT BLANK
INTENTIONALLY.

EXECUTIVE SUMMARY

This technical report is a mechanism for documenting the performance of a generic high performance test system considered from a behavioral (look alike) approach. The tester's high speed digital test interface is considered from the perspective of the technology of the stimulus/response/control electronics involved. Such a systematic approach attempts to quantify those technical requirements needed to know the bounds of system capability.

The pin characterization format sheets included herein provide a detailed list of parameters appropriate to a wide variety of functions typically performed by an array of tester pins for a digital circuit board or group of boards or at the next replaceable assembly level.

The specifics contained herein represent the results of numerous discussions with TPS development engineers of extensive experience with digital ATE over a period of more than 25 years. They cover capabilities ranging from the earliest sequential I/O-type testers, circa 1970, to modern DTUs such as that used in CASS, and include some characteristics intended to respond to currently foreseen technologies such as the high-speed bus.

It is requested that any recommendations concerning changes be addressed to:

Mr. Thomas McGrath
Code 4.8.3.1
Naval Air Warfare Center
Aircraft Division
Highway 547
Lakehurst, NJ 08733-5109
Phone 908-323-5058
Fax 908-323-7445

Accession For	
NTIS CRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification _____	
By _____	
Distribution /	
Availability Codes	
Dist	Avail and/or Special
A-1	

NAWCADLKE-MISC-483100-0001

THIS PAGE LEFT BLANK
INTENTIONALLY

TABLE OF CONTENTS

<u>SECTION</u>	<u>TITLE</u>	<u>PAGE</u>
	EXECUTIVE SUMMARY	i
1.0	INTRODUCTION	1
2.0	METHODOLOGY	2
3.0	DIGITAL TESTER OUTPUT CHARACTERISTICS	4
4.0	DIGITAL TESTER INPUT CHARACTERISTICS	16
5.0	DIGITAL TESTER CLOCK CHARACTERISTICS	27
6.0	DIGITAL TESTER CONTROL LINE CHARACTERISTICS	31
7.0	FINDINGS	36
8.0	CONCLUSIONS	36
9.0	RECOMMENDATIONS	36
	APPENDIX A FORMATS	37
	GLOSSARY OF TERMS	43

LIST OF ILLUSTRATIONS

<u>FIGURE</u>	<u>TITLE</u>	<u>PAGE</u>
1	DIGITAL TESTER OUTPUT CHARACTERISTICS	5
2	DIGITAL TESTER INPUT CHARACTERISTICS	17
3	DIGITAL TESTER CLOCK CHARACTERISTICS	28
4	DIGITAL TESTER CONTROL LINE CHARACTERISTICS . . .	32

LIST OF TABLES

<u>TABLE</u>	<u>TITLE</u>	<u>PAGE</u>
1	DIGITAL TESTER OUTPUT CHARACTERISTICS	6
2	DIGITAL TESTER INPUT CHARACTERISTICS	18
3	DIGITAL TESTER CLOCK CHARACTERISTICS	29
4	DIGITAL TESTER CONTROL LINE CHARACTERISTICS . . .	33

1.0 INTRODUCTION

1.1 The purpose of this report is to document the development of a set of generic formats for the characterization of pins in an advanced digital functional test system. The digital pins of concern here are Inputs, Outputs, Output Clocks, External Input Control lines and External Input Clocks. The emphasis of this study has been to identify enough of the pertinent parameters among all of the possible parameters to enable a "Congruent Match" between different testers with the same capability at the Hardware Interface Level. This should greatly assist in:

- a. determining the suitability of the defined test system for a particular application or,
- b. providing a convenient mechanism for the comparison and analysis of present and future test Systems with each other and eliminating the confusion of jargon and subtlety of contradictory terminology and definitions used by different manufacturers.

In summary, the intent is to provide a convenient brief, technically concise portrayal of the Digital Test capability of a given test system.

- 1.2 Chapter 2 of this report contains the methodology of how the report was prepared and some of the tradeoffs made to keep the effort manageable.
- 1.3 Chapter 3 contains the developed format for digital output signals, Chapter 4 contains the format for digital input signals, Chapter 5 for control lines and Chapter 6 for clocks. In addition, each format is accompanied with a table showing each category of data called out in the format, what each function or data item addresses, and the reason or requirement for that particular data item.
- 1.4 Chapter 7 is a glossary of terminology as it applies to the report.
- 1.5 Chapter 8 contains Observations and Conclusions that evolved during the generation of this report.

2.0 METHODOLOGY

- 2.1 This report is the result of a review of commercial and military ATE manuals, Test Requirements Documents, Specifications and other related documentation ranging from the early military Automated Test Equipment (ATE) such as VAST and commercial test equipment such as the GenRad 1790 (circa 1970) up to the Navy's present day CASS (Consolidated Automated Support System) and other commercially available ATE. In addition, a brief analysis of future technological needs was also included. Both functional and In-circuit, and Very Large Scale Integrated (VLSI) test systems were reviewed to eliminate a bias towards particular UUTs or applications. Also utilized were the results of two prior studies conducted by independent consultants as well as additional research and a number of discussions with personnel from Naval Air Warfare Center, Aircraft Division (NAVAIRWARCENACDIV), Lakehurst, NJ and NAVAIRWARCENACDIV, Patuxent, MD. The results of these reviews, studies, and discussions were distilled into a set of data capture formats. These formats, although comparatively thorough, were somewhat unwieldy as they addressed parameters that were internal and were not necessarily evidenced at the ATE interface, or, difficult to obtain without special purpose test equipment. These formats were reviewed at several different meetings with cognizant technical personnel at NAVAIRWARCENACDIV, Patuxent River and forged into a more practical product. These results were then in turn tailored and modified into the final product of this report.
- 2.2 In this entire process there was a continual conflict between the totality of all the possible parameters versus what is significant and practicable to obtain. For example, one would like to know parameters associated with ringing, ground bounce, forward crosstalk and impedance reflection but these would be difficult and expensive to obtain at the DTU interface. Our compromise here is to lump all these parameters under quiescent noise. Another situation like this is the master clock frequency, and related parameters that help determine much of the DTU's inherent timing capabilities. Unfortunately these signals are not necessarily available at the interface, and therefore could not be included. The formats developed in this report are not a representation of all the parameters but they are as good or somewhat better than the best commercial specifications that are presently available. They are

adequate to give a very tight match between a UUT and a Tester or a Tester vs Tester comparison.

2.3 The characterization of signals in this report addresses as a minimum:

- a. Semiconductor technology, waveform parameters such as rise and fall-times, voltage threshold levels, and shielding.
- b. Clock Rates, clock logic definitions and relationships to signals such as setup and hold times, and dynamic timing in general.
- c. Transmission line and interconnect characteristics between the UUT and test fixturing as well as between the ATE electronics and its interface.
- d. Digital data line flexibility in the sense of handling bi-directional, multiplexed signal busses already seen in profusion in nearly all digital electronic circuitry.
- e. Digital information definitions with inherent protocols such as MIL-STD-1553.

Also considered were the definitions of Impedance, propagation delay, signal levels, cross-talk, etc. The objectives were to support both the **dynamic** and **static** digital test environment with appropriate and unambiguous terminology which are contained in the report glossary for the most popular technologies likely to be encountered in current and near-term advanced military testing.

3.0 DIGITAL TESTER OUTPUT CHARACTERISTICS

This section covers the specific format developed for the digital, test or output characteristics, see Figure 1. All testers need to address items A through D on the format sheet. Where a specific item would not be applicable, for instance Hi-z may not be applicable for all testers simply state N/A. Most but not all testers need to address E "Memory". Only dynamic testers need to address item F "Dynamic Characteristics" the remainder of the chapter is back up data that supports each of the items in Figure 1. The term "CATEGORY" addresses a specific item in Figure 1. The term "FUNCTION" addresses what does the parameter or item do and "REQUIREMENT/REASON" addresses why one would want to know or obtain that piece of information.

FIGURE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS

GPI PIN NO (S)		OUTPUT																																	
<div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <h3>A INTERFACING</h3> <p>1. TYPE</p> <p>a. Single <input type="checkbox"/></p> <p>b. I/O <input type="checkbox"/></p> <p>c. Dynamic <input type="checkbox"/></p> <p>d. Static <input type="checkbox"/></p> <p>2. Delays in nanoseconds</p> <p>Parameter Value</p> <p>a. Skew - Pin/Pin same card <input type="checkbox"/></p> <p>b. Skew - Pin/Pin different card <input type="checkbox"/></p> <p>c. Delay Clock Out <input type="checkbox"/></p> <p>d. Delay Pin <input type="checkbox"/></p> <p>e. Ext. Trigger In to <input type="checkbox"/></p> <p>f. Delay In to I/O <input type="checkbox"/></p> <p>3. Shielding</p> <p>a. Shielding</p> <p>(1) Yes <input type="checkbox"/></p> <p>(2) No <input type="checkbox"/></p> <p>Check only one</p> <p>b. Shielded and grounded at DTU <input type="checkbox"/></p> <p>c. Shielded end grounded at I/O <input type="checkbox"/></p> <p>d. Coax and grounded at DTU <input type="checkbox"/></p> <p>e. Coax and grounded at I/O <input type="checkbox"/></p> <p>f. Twisted Pair <input type="checkbox"/></p> <p>4. Boundary Scan</p> <p>a. Yes <input type="checkbox"/> b. No <input type="checkbox"/></p> </div> <div style="width: 48%;"> <h3>B TECHNOLOGIES</h3> <p>Check all that apply</p> <table border="1"> <tr> <td>1T</td> <td>1H</td> <td>1L</td> <td>1M</td> <td>1N</td> <td>1P</td> <td>1Q</td> <td>1R</td> <td>1S</td> <td>1T</td> <td>1U</td> <td>1V</td> <td>1W</td> <td>1X</td> <td>1Y</td> <td>1Z</td> </tr> <tr> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> </tr> </table> </div> </div>				1T	1H	1L	1M	1N	1P	1Q	1R	1S	1T	1U	1V	1W	1X	1Y	1Z	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
1T	1H	1L	1M	1N	1P	1Q	1R	1S	1T	1U	1V	1W	1X	1Y	1Z																				
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>																				
<h3>C DC LEVELS</h3> <p>1. Voltage Levels</p> <p>Parameter Value</p> <p>a. High Range <input type="checkbox"/></p> <p>b. V Out High <input type="checkbox"/></p> <p>c. V Out Low <input type="checkbox"/></p> <p>d. Low Range <input type="checkbox"/></p> <p>e. V Out High <input type="checkbox"/></p> <p>f. V Out Low <input type="checkbox"/></p> <p>g. Resistance <input type="checkbox"/></p> <p>h. Resistance <input type="checkbox"/></p> <p>i. V Swing <input type="checkbox"/></p> <p>2. Current Levels</p> <p>Parameter Current</p> <p>a. Drive Hi <input type="checkbox"/></p> <p>b. Drive Lo <input type="checkbox"/></p> <p>c. Leakage HIZ <input type="checkbox"/></p> <p>3. Impedance</p> <p>Parameter Imp</p> <p>a. Out Drive Hi <input type="checkbox"/></p> <p>b. Out Drive Lo <input type="checkbox"/></p> <p>c. Out HIZ Ohm <input type="checkbox"/></p> <p>d. Working Case <input type="checkbox"/></p>																																			
<h3>D OPERATIONAL LIMITS</h3> <p>1. To State Drive</p> <p>Yes <input type="checkbox"/> No <input type="checkbox"/></p> <p>a. On The Fly <input type="checkbox"/></p> <p>2. Delay Rates</p> <p>a. Minimum <input type="checkbox"/></p> <p>b. Maximum <input type="checkbox"/></p> <p>3. Voltage</p> <p>a. Min Voltage at Max Data Rate (unmultiplied) <input type="checkbox"/></p> <p>b. Max Voltage at Max Data Rate (multiplied) <input type="checkbox"/></p> <p>4. Data Rate</p> <p>a. Min Rate <input type="checkbox"/></p> <p>b. Max Rate <input type="checkbox"/></p> <p>5. External Trigger <input type="checkbox"/></p> <p>6. Max Voltage <input type="checkbox"/></p> <p>7. Resistance <input type="checkbox"/></p> <p>8. V Swing <input type="checkbox"/></p> <p>9. Current <input type="checkbox"/></p> <p>10. Impedance <input type="checkbox"/></p>																																			
<h3>E MEMORY</h3> <p>1. Pin Pattern Memory</p> <p>a. Pin Memory yes <input type="checkbox"/> no <input type="checkbox"/></p> <p>b. Ram Depth <input type="checkbox"/></p> <p>2. Store Method</p> <p>a. Not Applicable <input type="checkbox"/></p> <p>b. Exp vs Addr <input type="checkbox"/></p> <p>c. Detected State <input type="checkbox"/></p> <p>d. Write Mask <input type="checkbox"/></p> <p>e. Signature Analysis <input type="checkbox"/></p> <p>f. Pattern Generator <input type="checkbox"/></p> <p>3. Address</p> <p>a. Ram <input type="checkbox"/></p> <p>b. Direct (issue only) <input type="checkbox"/></p>																																			
<h3>F DYNAMIC CHARACTERISTICS</h3> <p>1. Formfactor</p> <p>selectable to</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>2. Types (multiplied)</p> <p>a. NR <input type="checkbox"/></p> <p>b. RI <input type="checkbox"/></p> <p>c. SBC <input type="checkbox"/></p> <p>d. RO <input type="checkbox"/></p> <p>e. RTC <input type="checkbox"/></p> <p>3. Timing Gen</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>4. Timing Sets</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>5. Clocks per sec</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>6. Timing Parameters</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>7. Timing Parameters</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>8. Timing Parameters</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>9. Timing Parameters</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p> <p>10. Timing Parameters</p> <p>a. DTU <input type="checkbox"/></p> <p>b. CARD <input type="checkbox"/></p> <p>c. PIN <input type="checkbox"/></p>																																			

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS		
CATEGORY	FUNCTION	REQUIREMENT/REASON
A. INTERFACING 1. Type a. Single [] b. I/O []	Address whether pin is single dedicated or bi-directional	1. Show if a pin is bi-directional; if it can handle busses 2. Other functions of pin must be covered by formats elsewhere
c. Static [] d. Dynamic []	Addresses basic capability of tester	Delineates whether tester has signal formatting and/or time placement capability
2. Delays a. Skew - Pin/Pin (Same Card)	Specifies delays between pins of same tester card	Address if UUT can tolerate inherent delays between pins on tester
b. Skew - Pin/Pin (Diff Card)	Specifies delays between pins on different tester cards	Address if UUT can tolerate inherent delays between pins on tester
c. Gated Clock out this pin	Specifies time between gated clock out of tester and tester output pin	Synchronization of critical timing between DTU and UUT
d. Gated clock into this pin	Specifies time difference between external clock input to DTU and DTU pin output	Synchronization of critical timing between DTU and UUT
e. External Trigger to this pin	External trigger to turn output pin either on or off	Critical timing considerations when UUT requires a response from DTU

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
f. Delay inst to I/O	Delay in nanoseconds between the DTU and station I/O	A factor to be considered in TPS design when critical timing is a factor
3. Shielding a. Shielded (1) Yes [] (2) No []	Reduces susceptibility to outside stimulus and interference	Tester would be severely limited to perform adequately above 10 Mhz
b. Shielded and grounded at DTU []	Provides good signal grounding fidelity up to approx 20 Mhz	Required for shielding design in ID
c. Shielded and grounded at I/F []	Provides good signal grounding fidelity up to approx 20 Mhz	Required for shielding design in ID
d. Coax and grounded at DTU []	Provides good signal grounding fidelity above 20 Mhz up to GHz range	Required for hi-speed signal interconnect to ID
e. Coax and grounded at I/F []	Provides good signal grounding fidelity above 20 Mhz up to Ghz range	Required for hi-speed signal interconnect to ID
f. Twisted Pair []	Inexpensive shielding method valid to approx. 10 Mhz	Required for interconnect matching into ID
4. Boundary Scan (a) Yes [] (b) No []	Tester specifically does or does not have a boundary scan capability (protocols and deep memory > 1 Meg)	Some newer designs make extensive use of this capability
B. TECHNOLOGIES	Identifies specific logic characteristics (voltages, currents, impedances)	Identifies specific operating parameters required during testing

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
C. DC LEVELS		
a. High Range		
1. Vout high	Max programmable DC voltage of logic 1	Upper voltage
2. Vout low	Min programmable low voltage of logic 1 range	Lower voltage limit of logic 1 output range
b. Low Range		
1. Vout high	Max programmable DC voltage of logic 0 range	Upper voltage limit of logic 0 output voltage range (Must be less than logic 1 value)
2. Vout low	Min programmable DC voltage of logic 0 range	Lower limit of logic 0 output voltage range (Must be less than logic 1 value)
c. Accuracy	Accuracy of program vs actual pin output voltage	Compatibility with UUT requirements
d. Resolution	Minimum magnitude of discrete programmable voltage step between values	Programmable function of tester defining voltage level increments available
e. V Swing	Maximum V(logic 1 - V(logic 0))	Defines tester drive voltage capability limits
2. Current Levels		
a. Drive high	Sourcing output current associated with logic 1	Defines ability of DTU to drive UUT input loads
b. Drive low	Sinking or Sourcing current associated with logic 0	Defines ability of DTU to drive UUT input loads
c. Leakage Hi-Z	Leakage current when driver in tri-state condition	Maximum leakage current UUT must handle from DTU without erratic operation

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
3. Impedance a. Out Drive Hi	Output Impedance for Hi Range Voltage	Impedance matching to UUT through ID
b. Out Drive Lo	Output Impedance for Low Range Voltage	Impedance matching to UUT through ID
c. Output Hi-Z (Off)	Drive in shut-off position	Is impedance high enough to preclude tester loading effects when testing data busses
d. Worst Case Impedance	Identifies minimum Impedance of Output pin	Significant impact to mixed signal applications (Analog/Digital)
D. OPERATIONAL LIMITS 1. Tri_state Drive a. On The Fly Yes[] No[]	Allows drive and sense on the same pin as a function of time	Used for bi-directional lines in real time applications
2. Slew Rates a. Maximum	Inherent Maximum Rise and Fall Times	UUT Requirements, some Flip-Flops may not toggle if too slow
b. Minimum	Inherent Minimum Rise and Fall Times	Provides a rough measure of cross coupling and noise inducement susceptibility
3. Voltages a. Maximum Voltage at maximum rate (UnMultiplexed)	Shows where voltage starts dropping off as data rate increases	Points out realistic limits of what tester can be programmed to.
b. Maximum voltage at maximum data rate (multiplexed)	Shows where voltage starts dropping off as data rate increases	Points out realistic limits of what tester can be programmed to.

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
4. Data Rate Generator a. Has DRG []	Ability to control pattern rates	UUT Requirements
b. Doesn't Have DRG []	Fixed Data Rate imposes severe test capability penalty	UUT Requirements
c. (UnMultiplexed) Minimum Data Rate, External Trigger	Minimum Data Rate when triggered from an external source	Synchronization from other station assets or UUT requirements
d. Minimum Data Rate (UnMultiplexed)	Minimum Data Rate of Tester	Cutoff point where tester can no longer supply output data to UUT
e. Maximum Data Rate (UnMultiplexed)	Maximum Data Rate of Tester	UUT Requirements/Up limit of tester
f. Maximum Data Rate External Trigger (UnMultiplexed)	Maximum Data Rate the tester can provide when externally triggered	Maximum Data Rate Requirements of UUT
g. Maximum Data Rate at Maximum Voltage (UnMultiplexed)	Show where data rate can no longer be increased and still provide maximum voltage	Points out realistic limits tester can be programmed to
h. Resolution	Smallest increment in Data Rate that the tester can be programmed to	Show what tester can be programmed to
i. Accuracy	Data Rate accuracy	Shows how accurately data rate can be programmed to
j. Jitter	Stability of Data Rate	UUT Requirements for stability of data inputs(Rate)

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
k. Min Data Rate External Trigger (Multiplexed)	Minimum Data Rate when triggered from an external source	Synchronization from other station assets or UUT requirements
l. Min Data Rate (Multiplexed)	Minimum data rate of Tester	Cutoff point where tester can no longer supply data output to UUT
m. Maximum Data Rate (Multiplexed)	Maximum Data Rate of Tester	UUT Requirements/Up limit of tester
n. Max Data Rate, External Trigger (Multiplexed)	Maximum Data Rate the tester can provide when externally triggered	Maximum Data Rate Requirements of UUT
o. Maximum Data Rate at Maximum Voltage (Multiplexed)	Show where data rate can no longer be increase and still provide maximum voltage	Points out realistic limits tester can be programmed to
p. Resolution (Multiplexed)	Smallest increment in Data Rate the tester can be programmed to	Show what tester can be programmed to
q. Accuracy (Multiplexed)	Data Rate accuracy	UUT Requirements/Up limit of tester
r. Jitter (Multiplexed)	Stability of Data Rate	UUT Requirements for stability of data rate inputs
E. MEMORY 1. Pin Pattern Memory a. Pin Memory (1) Yes [<input type="checkbox"/> (2) No [<input type="checkbox"/>	Capability of extended hi-speed bursts of patterns	Defines ability of DTU to generate multiple patterns unrestrained by Computer I/O or DMA rates

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
b. Ram Depth	Number of Bits deep of output pin memory	Indicates maximum serial depth of stimulus pattern burst
2. Store Method a. Not Applicable []	Verification of storage behind pin	If no pin memory available, must use Computer I/O or DMA with severe speed restrictions
b. Exp Vs Actual	Capability of performing comparisons with actual vs expected state on-the-fly	Used to improve tester response times(overhead)
c. (1) With Mask [] (2) Without Mask []	Capability of storing results with error flagging or not, pattern by pattern	Used to improve tester response times (overhead)
d. Signature Analysis []	Polynomial Algorithm to store accumulated data/time information	Technique for compressed data/time testing to handle very large numbers of patterns in a test
3. Pattern Generator, Algorithmic (1) []	Capability of generating tests based on pre-stored algorithms	Expands capability of Pin memory without sacrifice of speed
Ram (2) []	Capability of stimulus generation based on pre-stored patterns	Hi-speed stimulus/response capability, limited by Ram speed/depth
Direct (3) []	Latched capability for broadside stimulus generation	Stimulus of multiple pins at same time

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
F. DYNAMIC CHARACTERISTICS 1. Formatter selectable to a. (1) DTU [] (2) CARD [] (3) PIN []	Is this particular pin governed by a format selection to the DTU, Card, or individual pin level	Capability of tester to provide different signal formats on different pins simultaneously or on a card by card, or pin by pin basis or must the entire DTU be a single format for each timing set
b. Types (UnMultiplexed) (1) NR [] (2) R1 [] (3) SBC [] (4) RZ [] (5) RO [] (6) RTC [] (7) DNRZ []	Individual format that can be generated within the DTU for the unmultiplexed mode	Does UUT require a format generated by this particular pin
c. Types (Multiplexed) (1) NR [] (2) R1 [] (3) SBC [] (4) RZ [] (5) RO [] (6) RTC [] (7) DRNZ []	Individual format that can be generated within the DTU for the multiplexed mode	Does UUT require a format generated by this particular pin
2. Timing Gen per a. (1) DTU [] (2) CARD [] (3) PIN []	Specifies if there is a timing generator for each pin, card, or one per DTU	Useful for tester capability comparison and for critical UUT timing requirements
b. Number of Timing Sets	The number of timing sets or time/pin definition templates definable	TPS development for complex digital & hybrid UUTs. Primarily used for bus emulation

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
c. Stimulus Periods per Timing Set	Maximum Number of Stimulus periods in a given timing set	TPS development & interfacing with dynamic or multiplexed data devices
d. Clocks per Timing Set	Maximum number of clocks per pattern for a Timing Set. Value used is an integer value from 1 to the max	Maximum definition of number of clock cycles for a timing set.
e. Pattern Period (1) Min	Minimum time period between leading edges of one pattern to the leading edge of the next pattern	Basic characteristic and limitation of the DTU pulse generation capability
(2) Max	Maximum time period between leading edge of one pattern to leading edge of next pattern	Basic characteristics and limitations of the DTU pulse generation capability
(3) N/A		
(4) Accuracy	Basic accuracy of pulse period over its operating range, specified in percent	Basic characteristics and limitations of the DTU pulse generation capability
f. Stim Period Begin Time (1) Min	Minimum time after T0 when edge of stim pulse begins	Basic characteristic and limitation of the DTU pulse generation capability

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
(2) Max	Maximum time after T0 when stim edge placement can occur	Basic Characteristic and limitation of the DTU pulse generation capability
(3) Res	Edge placement resolution of the leading edge of stim period	Basic capability and limitation of DTU Pulse Generation capability
(4) Acc	Accuracy of placement of leading edge of stim period	Basic capability and limitation of the DTU pulse generation capability
g. Stim Period End T (1) Min	Minimum time after beginning of stim period to allow minimum pulse width	Basic capability and limitation of the DTU pulse generation capability
(2) N/A		
(3) Res	Edge placement resolution of trailing edge of stim pulse	Basic capability and limitation of the DTU pulse generation capability
(4) Acc	Accuracy of Edge Placement of stim training edge pulse	Basic capability and limitation of the DTU pulse generation capability
h. Stim Period Width (1) Min	Minimum pulse width tester can provide	Basic capability and limitation of DTU pulse generation capability
(2) N/A		
(3) N/A		

TABLE 1 - DIGITAL TESTER OUTPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
(4) N/A		
i. Stim Period On/Off (1) N/A		
(2) Max	Maximum pulse decay time from stim ON to true OFF voltage	Used mainly in systems with multiplex timing characteristics and permit design to protect components from undesired timing conflicts
(3) N/A		
(4) N/A		

4.0 DIGITAL TESTER INPUT CHARACTERISTICS

This section covers the specific format developed for the Digital Tester Input Characteristics, see Figure 2. All Testers need to address items A through D. For items not applicable state N/A, just as in Section 3. For memory capability address item E. For Dynamic Requirements address item F. The remainder of the chapter is backup data to support Figure 2, see Table 2.

FIGURE 2 - DIGITAL TESTER INPUT CHARACTERISTICS

GPI PIN
NO (S)

INPUT

A		B		C		D		E		F	
Interfacing		Technologies		DC Levels		AC Levels		PRIME MEMORY		DYNAMIC CHARACTERISTICS	
1 TYPE		Check all that apply		1 Level Sets		1. Data Rates		1 Memory Available		1 Timing Gen	
a Single	<input type="checkbox"/>	1 CMOS	<input type="checkbox"/>	a No of level sets	<input type="checkbox"/>	Parameter	Value	2. Signature Analysis	<input type="checkbox"/>	a. DTU	<input type="checkbox"/>
b I/O	<input type="checkbox"/>	2 TTL	<input type="checkbox"/>	b No of level sets	<input type="checkbox"/>	Min Data Rate	Value	3. Ram Depth	<input type="checkbox"/>	CARD	<input type="checkbox"/>
c Dynamic	<input type="checkbox"/>	3 ECL	<input type="checkbox"/>	Per level test	<input type="checkbox"/>	Max Data Rate	Value	4. Store Method (data)	<input type="checkbox"/>	PIN	<input type="checkbox"/>
d Static	<input type="checkbox"/>	4 ECL	<input type="checkbox"/>	1 Voltage Characteristics	<input type="checkbox"/>	Divisor On	Value	5. Check & Adjustable	<input type="checkbox"/>	(1)	<input type="checkbox"/>
(1) Sequential I/O Strobe		5 ECL		2. Voltage Characteristics		Divisor Off	Value	6. Not Applicable	<input type="checkbox"/>	(2)	<input type="checkbox"/>
Yes <input type="checkbox"/> No <input type="checkbox"/>		6 ECL		a. Voltage in High		Divisor On	Value	7. Exp vs Actual	<input type="checkbox"/>	(3)	<input type="checkbox"/>
(2) Broadside Capability		7 ECL		b. Voltage in Low		Divisor On	Value	8. Detected State	<input type="checkbox"/>	(4)	<input type="checkbox"/>
Yes <input type="checkbox"/> No <input type="checkbox"/>		8 ECL		c. Accuracy		Divisor On	Value	9. With Mask	<input type="checkbox"/>	(5)	<input type="checkbox"/>
		9 ECL		d. Resolution		Divisor On	Value	10. Without Mask	<input type="checkbox"/>	(6)	<input type="checkbox"/>
		10 ECL		e. Min Data Rate		Divisor On	Value	11. Store Method (Algorithm)	<input type="checkbox"/>	(7)	<input type="checkbox"/>
		11 ECL		f. Max Data Rate		Divisor On	Value	12. Address	<input type="checkbox"/>	(8)	<input type="checkbox"/>
		12 ECL		g. Min Data Rate		Divisor On	Value	13. Matching on the Fly	<input type="checkbox"/>	(9)	<input type="checkbox"/>
		13 ECL		h. Min Data Rate		Divisor On	Value	14. Store Method (Algorithm)	<input type="checkbox"/>	(10)	<input type="checkbox"/>
		14 ECL		i. Min Data Rate		Divisor On	Value	15. Address	<input type="checkbox"/>	(11)	<input type="checkbox"/>
		15 ECL		j. Min Data Rate		Divisor On	Value	16. Matching on the Fly	<input type="checkbox"/>	(12)	<input type="checkbox"/>
		16 ECL		k. Min Data Rate		Divisor On	Value	17. Store Method (Algorithm)	<input type="checkbox"/>	(13)	<input type="checkbox"/>
		17 ECL		l. Min Data Rate		Divisor On	Value	18. Address	<input type="checkbox"/>	(14)	<input type="checkbox"/>
		18 ECL		m. Min Data Rate		Divisor On	Value	19. Matching on the Fly	<input type="checkbox"/>	(15)	<input type="checkbox"/>
		19 ECL		n. Min Data Rate		Divisor On	Value	20. Store Method (Algorithm)	<input type="checkbox"/>	(16)	<input type="checkbox"/>
		20 ECL		o. Min Data Rate		Divisor On	Value	21. Address	<input type="checkbox"/>	(17)	<input type="checkbox"/>
		21 ECL		p. Min Data Rate		Divisor On	Value	22. Matching on the Fly	<input type="checkbox"/>	(18)	<input type="checkbox"/>
		22 ECL		q. Min Data Rate		Divisor On	Value	23. Store Method (Algorithm)	<input type="checkbox"/>	(19)	<input type="checkbox"/>
		23 ECL		r. Min Data Rate		Divisor On	Value	24. Address	<input type="checkbox"/>	(20)	<input type="checkbox"/>
		24 ECL		s. Min Data Rate		Divisor On	Value	25. Matching on the Fly	<input type="checkbox"/>	(21)	<input type="checkbox"/>
		25 ECL		t. Min Data Rate		Divisor On	Value	26. Store Method (Algorithm)	<input type="checkbox"/>	(22)	<input type="checkbox"/>
		26 ECL		u. Min Data Rate		Divisor On	Value	27. Address	<input type="checkbox"/>	(23)	<input type="checkbox"/>
		27 ECL		v. Min Data Rate		Divisor On	Value	28. Matching on the Fly	<input type="checkbox"/>	(24)	<input type="checkbox"/>
		28 ECL		w. Min Data Rate		Divisor On	Value	29. Store Method (Algorithm)	<input type="checkbox"/>	(25)	<input type="checkbox"/>
		29 ECL		x. Min Data Rate		Divisor On	Value	30. Address	<input type="checkbox"/>	(26)	<input type="checkbox"/>
		30 ECL		y. Min Data Rate		Divisor On	Value	31. Matching on the Fly	<input type="checkbox"/>	(27)	<input type="checkbox"/>
		31 ECL		z. Min Data Rate		Divisor On	Value	32. Store Method (Algorithm)	<input type="checkbox"/>	(28)	<input type="checkbox"/>
		32 ECL		aa. Min Data Rate		Divisor On	Value	33. Address	<input type="checkbox"/>	(29)	<input type="checkbox"/>
		33 ECL		ab. Min Data Rate		Divisor On	Value	34. Matching on the Fly	<input type="checkbox"/>	(30)	<input type="checkbox"/>
		34 ECL		ac. Min Data Rate		Divisor On	Value	35. Store Method (Algorithm)	<input type="checkbox"/>	(31)	<input type="checkbox"/>
		35 ECL		ad. Min Data Rate		Divisor On	Value	36. Address	<input type="checkbox"/>	(32)	<input type="checkbox"/>
		36 ECL		ae. Min Data Rate		Divisor On	Value	37. Matching on the Fly	<input type="checkbox"/>	(33)	<input type="checkbox"/>
		37 ECL		af. Min Data Rate		Divisor On	Value	38. Store Method (Algorithm)	<input type="checkbox"/>	(34)	<input type="checkbox"/>
		38 ECL		ag. Min Data Rate		Divisor On	Value	39. Address	<input type="checkbox"/>	(35)	<input type="checkbox"/>
		39 ECL		ah. Min Data Rate		Divisor On	Value	40. Matching on the Fly	<input type="checkbox"/>	(36)	<input type="checkbox"/>
		40 ECL		ai. Min Data Rate		Divisor On	Value	41. Store Method (Algorithm)	<input type="checkbox"/>	(37)	<input type="checkbox"/>
		41 ECL		aj. Min Data Rate		Divisor On	Value	42. Address	<input type="checkbox"/>	(38)	<input type="checkbox"/>
		42 ECL		ak. Min Data Rate		Divisor On	Value	43. Matching on the Fly	<input type="checkbox"/>	(39)	<input type="checkbox"/>
		43 ECL		al. Min Data Rate		Divisor On	Value	44. Store Method (Algorithm)	<input type="checkbox"/>	(40)	<input type="checkbox"/>
		44 ECL		am. Min Data Rate		Divisor On	Value	45. Address	<input type="checkbox"/>	(41)	<input type="checkbox"/>
		45 ECL		an. Min Data Rate		Divisor On	Value	46. Matching on the Fly	<input type="checkbox"/>	(42)	<input type="checkbox"/>
		46 ECL		ao. Min Data Rate		Divisor On	Value	47. Store Method (Algorithm)	<input type="checkbox"/>	(43)	<input type="checkbox"/>
		47 ECL		ap. Min Data Rate		Divisor On	Value	48. Address	<input type="checkbox"/>	(44)	<input type="checkbox"/>
		48 ECL		aq. Min Data Rate		Divisor On	Value	49. Matching on the Fly	<input type="checkbox"/>	(45)	<input type="checkbox"/>
		49 ECL		ar. Min Data Rate		Divisor On	Value	50. Store Method (Algorithm)	<input type="checkbox"/>	(46)	<input type="checkbox"/>
		50 ECL		as. Min Data Rate		Divisor On	Value	51. Address	<input type="checkbox"/>	(47)	<input type="checkbox"/>
		51 ECL		at. Min Data Rate		Divisor On	Value	52. Matching on the Fly	<input type="checkbox"/>	(48)	<input type="checkbox"/>
		52 ECL		au. Min Data Rate		Divisor On	Value	53. Store Method (Algorithm)	<input type="checkbox"/>	(49)	<input type="checkbox"/>
		53 ECL		av. Min Data Rate		Divisor On	Value	54. Address	<input type="checkbox"/>	(50)	<input type="checkbox"/>
		54 ECL		aw. Min Data Rate		Divisor On	Value	55. Matching on the Fly	<input type="checkbox"/>	(51)	<input type="checkbox"/>
		55 ECL		ax. Min Data Rate		Divisor On	Value	56. Store Method (Algorithm)	<input type="checkbox"/>	(52)	<input type="checkbox"/>
		56 ECL		ay. Min Data Rate		Divisor On	Value	57. Address	<input type="checkbox"/>	(53)	<input type="checkbox"/>
		57 ECL		az. Min Data Rate		Divisor On	Value	58. Matching on the Fly	<input type="checkbox"/>	(54)	<input type="checkbox"/>
		58 ECL		ba. Min Data Rate		Divisor On	Value	59. Store Method (Algorithm)	<input type="checkbox"/>	(55)	<input type="checkbox"/>
		59 ECL		bb. Min Data Rate		Divisor On	Value	60. Address	<input type="checkbox"/>	(56)	<input type="checkbox"/>
		60 ECL		bc. Min Data Rate		Divisor On	Value	61. Matching on the Fly	<input type="checkbox"/>	(57)	<input type="checkbox"/>
		61 ECL		bd. Min Data Rate		Divisor On	Value	62. Store Method (Algorithm)	<input type="checkbox"/>	(58)	<input type="checkbox"/>
		62 ECL		be. Min Data Rate		Divisor On	Value	63. Address	<input type="checkbox"/>	(59)	<input type="checkbox"/>
		63 ECL		bf. Min Data Rate		Divisor On	Value	64. Matching on the Fly	<input type="checkbox"/>	(60)	<input type="checkbox"/>
		64 ECL		bg. Min Data Rate		Divisor On	Value	65. Store Method (Algorithm)	<input type="checkbox"/>	(61)	<input type="checkbox"/>
		65 ECL		bh. Min Data Rate		Divisor On	Value	66. Address	<input type="checkbox"/>	(62)	<input type="checkbox"/>
		66 ECL		bi. Min Data Rate		Divisor On	Value	67. Matching on the Fly	<input type="checkbox"/>	(63)	<input type="checkbox"/>
		67 ECL		bj. Min Data Rate		Divisor On	Value	68. Store Method (Algorithm)	<input type="checkbox"/>	(64)	<input type="checkbox"/>
		68 ECL		bk. Min Data Rate		Divisor On	Value	69. Address	<input type="checkbox"/>	(65)	<input type="checkbox"/>
		69 ECL		bl. Min Data Rate		Divisor On	Value	70. Matching on the Fly	<input type="checkbox"/>	(66)	<input type="checkbox"/>
		70 ECL		bm. Min Data Rate		Divisor On	Value	71. Store Method (Algorithm)	<input type="checkbox"/>	(67)	<input type="checkbox"/>
		71 ECL		bn. Min Data Rate		Divisor On	Value	72. Address	<input type="checkbox"/>	(68)	<input type="checkbox"/>
		72 ECL		bo. Min Data Rate		Divisor On	Value	73. Matching on the Fly	<input type="checkbox"/>	(69)	<input type="checkbox"/>
		73 ECL		bp. Min Data Rate		Divisor On	Value	74. Store Method (Algorithm)	<input type="checkbox"/>	(70)	<input type="checkbox"/>
		74 ECL		bq. Min Data Rate		Divisor On	Value	75. Address	<input type="checkbox"/>	(71)	<input type="checkbox"/>
		75 ECL		br. Min Data Rate		Divisor On	Value	76. Matching on the Fly	<input type="checkbox"/>	(72)	<input type="checkbox"/>
		76 ECL		bs. Min Data Rate		Divisor On	Value	77. Store Method (Algorithm)	<input type="checkbox"/>	(73)	<input type="checkbox"/>
		77 ECL		bt. Min Data Rate		Divisor On	Value	78. Address	<input type="checkbox"/>	(74)	<input type="checkbox"/>
		78 ECL		bu. Min Data Rate		Divisor On	Value	79. Matching on the Fly	<input type="checkbox"/>	(75)	<input type="checkbox"/>
		79 ECL		bv. Min Data Rate		Divisor On	Value	80. Store Method (Algorithm)	<input type="checkbox"/>	(76)	<input type="checkbox"/>
		80 ECL		bw. Min Data Rate		Divisor On	Value	81. Address	<input type="checkbox"/>	(77)	<input type="checkbox"/>
		81 ECL		bx. Min Data Rate		Divisor On	Value	82. Matching on the Fly	<input type="checkbox"/>	(78)	<input type="checkbox"/>
		82 ECL		by. Min Data Rate		Divisor On	Value	83. Store Method (Algorithm)	<input type="checkbox"/>	(79)	<input type="checkbox"/>
		83 ECL		bz. Min Data Rate		Divisor On	Value	84. Address	<input type="checkbox"/>	(80)	<input type="checkbox"/>
		84 ECL		ca. Min Data Rate		Divisor On	Value	85. Matching on the Fly	<input type="checkbox"/>	(81)	<input type="checkbox"/>
		85 ECL		cb. Min Data Rate		Divisor On	Value	86. Store Method (Algorithm)	<input type="checkbox"/>	(82)	<input type="checkbox"/>
		86 ECL		cc. Min Data Rate		Divisor On	Value	87. Address	<input type="checkbox"/>	(83)	<input type="checkbox"/>
		87 ECL		cd. Min Data Rate		Divisor On	Value	88. Matching on the Fly	<input type="checkbox"/>	(84)	<input type="checkbox"/>
		88 ECL		ce. Min Data Rate		Divisor On	Value	89. Store Method (Algorithm)	<input type="checkbox"/>	(85)	<input type="checkbox"/>
		89 ECL		cf. Min Data Rate		Divisor On	Value	90. Address	<input type="checkbox"/>	(86)	<input type="checkbox"/>
		90 ECL		cg. Min Data Rate		Divisor On	Value	91. Matching on the Fly	<input type="checkbox"/>	(87)	<input type="checkbox"/>
		91 ECL		ch. Min Data Rate		Divisor On	Value	92. Store Method (Algorithm)	<input type="checkbox"/>	(88)	<input type="checkbox"/>
		92 ECL		ci. Min Data Rate		Divisor On	Value	93. Address	<input type="checkbox"/>	(89)	<input type="checkbox"/>
		93 ECL		cj. Min Data Rate		Divisor On	Value	94. Matching on the Fly	<input type="checkbox"/>	(90)	<input type="checkbox"/>
		94 ECL		ck. Min Data Rate		Divisor On	Value	95. Store Method (Algorithm)	<input type="checkbox"/>	(91)	<input type="checkbox"/>
		95 ECL		cl. Min Data Rate		Divisor On	Value	96. Address	<input type="checkbox"/>	(92)	<input type="checkbox"/>
		96 ECL		cm. Min Data Rate		Divisor On	Value	97. Matching on the Fly	<input type="checkbox"/>	(93)	<input type="checkbox"/>
		97 ECL		cn. Min Data Rate		Divisor On	Value	98. Store Method (Algorithm)	<input type="checkbox"/>	(94)	<input type="checkbox"/>
		98 ECL		co. Min Data Rate		Divisor On	Value	99. Address	<input type="checkbox"/>	(95)	<input type="checkbox"/>
		99 ECL		cp. Min Data Rate		Divisor On	Value	100. Matching on the Fly	<input type="checkbox"/>	(96)	<input type="checkbox"/>
		100 ECL		cq. Min Data Rate		Divisor On	Value	101. Store Method (Algorithm)	<input type="checkbox"/>	(97)	<input type="checkbox"/>
		101 ECL		cr. Min Data Rate		Divisor On	Value	102. Address	<input type="checkbox"/>	(98)	<input type="checkbox"/>
		102 ECL		cs. Min Data Rate		Divisor On	Value	103. Matching on the Fly	<input type="checkbox"/>	(99)	<input type="checkbox"/>
		103 ECL		ct. Min Data Rate		Divisor On	Value	104. Store Method (Algorithm)	<input type="checkbox"/>	(100)	<input type="checkbox"/>
		104 ECL		cu. Min Data Rate		Divisor On	Value	105. Address	<input type="checkbox"/>	(101)	<input type="checkbox"/>
		105 ECL		cv. Min Data Rate		Divisor On	Value	106. Matching on the Fly	<input type="checkbox"/>	(102)	<input type="checkbox"/>
		106 ECL		cw. Min Data Rate		Divisor On	Value	107. Store Method (Algorithm)	<input type="checkbox"/>	(103)	<input type="checkbox"/>
		107 ECL		cx. Min Data Rate		Divisor On	Value	108. Address	<input type="checkbox"/>	(104)	<input type="checkbox"/>
		108 ECL		cy. Min Data Rate		Divisor On	Value	109. Matching on the Fly	<input type="checkbox"/>	(105)	<input type="checkbox"/>
		109 ECL		cz. Min Data Rate		Divisor On	Value	110. Store Method (Algorithm)	<input type="checkbox"/>	(106)	<input type="checkbox"/>
		110 ECL		da. Min Data Rate		Divisor On	Value	111. Address	<input type="checkbox"/>	(107)	<input type="checkbox"/>
		111 ECL		db. Min Data Rate		Divisor On	Value	112. Matching on the Fly	<input type="checkbox"/>	(108)	<input type="checkbox"/>
		112 ECL		dc. Min Data Rate		Divisor On	Value	113. Store Method (Algorithm)	<input type="checkbox"/>	(109)	<input type="checkbox"/>
		113 ECL		dd. Min Data Rate		Divisor On	Value	114. Address	<input type="checkbox"/>	(110)	<input type="checkbox"/>
		114 ECL		de. Min Data Rate		Divisor On	Value	115. Matching on the Fly	<input type="checkbox"/>	(111)	<input type="checkbox"/>
		115 ECL		df. Min Data Rate		Divisor On	Value	116. Store Method (Algorithm)	<input type="checkbox"/>	(112)	<input type="checkbox"/>
		116 ECL		dg. Min Data Rate		Divisor On	Value	117. Address	<input type="checkbox"/>	(113)	<input type="checkbox"/>
		117 ECL		dh. Min Data Rate		Divisor On	Value	118. Matching on the Fly	<input type="checkbox"/>	(114)	<input type="checkbox"/>
		118 ECL		di. Min Data Rate		Divisor On	Value	119. Store Method (Algorithm)	<input type="checkbox"/>	(115)	<input type="checkbox"/>
		119 ECL		dj. Min Data Rate		Divisor On	Value	120. Address	<input type="checkbox"/>	(116)	<input type="checkbox"/>
		120 ECL		dk. Min Data Rate		Divisor On	Value	121. Matching on the Fly	<input type="checkbox"/>	(117)	<input type="checkbox"/>
		121 ECL		dl. Min Data Rate		Divisor On					

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS		
CATEGORY	FUNCTION	REQUIREMENT/REASON
A. INTERFACING 1. Type a. Single b. I/O	Address whether pin is single dedicated or bi-directional	To show if a pin is bi-directional; if it can handle busses
c. Static d. Dynamic	Addresses basic capability of tester	Delineates whether tester has can handle time dependent input signal
If Static 1. Sequential I/O Strobe (a) Yes <input type="checkbox"/> (b) No <input type="checkbox"/>	Address ability of tester to look at returned data	Some older digital testers looked at one DTU card at a time in response mode
2. Broadside Capability (a) Yes <input type="checkbox"/> (b) No <input type="checkbox"/>	Addresses capability of tester to look at returned data	Addresses the capability of the tester to examine all input pins simultaneously but not time dependent
Delays a. Strobe skew - Pin/Pin (Same Card)	Addresses testers internal delays in reading input data	Required information for TPS design of critical timing requirements
b. Strobe Skew - Pin/Pin (Diff Card)	Addresses testers internal delays in reading input data using different DTU cards	Required information for TPS design of critical timing requirements
c. External Trigger to this pin	External trigger to turn output pin either on or off	Critical timing consideration when DTU requires a response from UUT in a specific time window

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
d. Delay inst to I/O	Delay in nanoseconds between the DTU input and station I/O	A factor to be considered in TPS design when critical timing is a factor
3. Boundary Scan (a) Yes <input type="checkbox"/> (b) No <input type="checkbox"/>	Tester specifically does or does not have a boundary scan capability (protocols and deep > 1 meg Memory)	Some newer UUT designs make extensive use of this capability
4. Shielding (1) Yes <input type="checkbox"/> (2) No <input type="checkbox"/>	Reduces susceptibility to outside stimulus and interference	Tester would be severely limited to perform adequately above 10 Mhz
b. Shielded and grounded at DTU <input type="checkbox"/>	Provides good signal grounding fidelity up to approx. 20 Mhz	Required for shielding design in ID
c. Shielded and grounded at I/F <input type="checkbox"/>	Provides good signal grounding fidelity up to approx 20 Mhz	Required for shielding design in ID
d. Coax and grounded at DTU <input type="checkbox"/>	Provides good signal grounding fidelity above 20 Mhz up to GHz range	Required for hi-speed signal interconnect to ID
e. Coax and grounded at I/F <input type="checkbox"/>	Provides good signal grounding fidelity above 20 Mhz up to Ghz range	Required for hi-speed signal interconnect to ID
f. Twisted Pair <input type="checkbox"/>	Inexpensive shielding method valid to approx. 10 Mhz	Required for interconnect matching into ID
B. TECHNOLOGIES	Identifies specific logic characteristics (voltages, currents, impedances)	Identifies specific operating parameters required during testing

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
C. DC LEVELS		
1. Level Sets		
a. No of level Sets	Number of incompatible logic families the DTU can handle at one time	Indicative of logic family and interfacing required
b. No of active thresholds	Either 1 or 2 (Older testers have only one)	Indicative of whether Tri-state logic can be supported
2. Voltage Characteristics		
a. Vin high	Programmable threshold voltage of logic 1 (Minimum)	Defines the high state sensor comparator voltage threshold
b. Vin low	Programmable threshold voltage of logic 0 (Maximum)	Defines the low state sensor comparator voltage threshold
c. Accuracy	Accuracy of comparators & DAC that provide Ref voltages	Compatibility with UUT requirements for accuracy
d. Resolution	Minimum increment to which a threshold can be programmed	Programmable function of tester
e. Minimum Detectable Amplitude	Minimum detectable voltage the tester can sense	Measure of comparator sensitivity
3. Load Current Commutative		
a. Yes []		
b. No []		
if No, answer c & d	Specifies whether load current is switched as a function of logic state	This function may be needed in ID if load current is not commutative
c. Logic 1 Current Value	Sinking or Sourcing current associated with logic 1	Determine if UUT has sufficient drive capability (reduces UUT noise margin if not)

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
d. Logic 0 Current Value	Sinking or Sourcing current associated with logic 0	Determine if UUT has sufficient drive or sinking capability
e. Commutating Voltage	Threshold for load current switching	Required to emulate in-system UUT requirements. If not, may be required in ID
4. Impedance Characteristics (without Res Load) a. Logic 1 Impedance	Impedance imposed when logic 1 sensed	Load impedance greater than 100K ohms for good interface compatibility with UUT
b. Logic 0 Impedance	Impedance imposed when logic 0 sensed	Load impedance greater than 100K ohms for good interface compatibility with UUT
5. Loads (Resistive) (a) Constant []	Single resistive load per pin, sometimes in personality module	Not preferable
(b) Commutative []	Two selectable resistance load levels per pin, sometimes in personality module	Matching UUT drive capability
(1) Logic 1 Resistance	Load Resistance with sensed logic 1	Proper UUT loading
(2) Logic 0 Resistance	Load Resistance with sensed logic 0	Proper UUT loading
(3) Commutating Voltage	Programmable voltage threshold at which the resistance is switched	Applicable for commutative resistance loading only

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
D. AC LEVELS 1. Data Rates a. Min Data Rate	Minimum data rate tester can support	Minimum data rate UUT must supply tester
c. Max Data Rate	Maximum data rate tester can support	Maximum data rate that UUT must not exceed without active ID buffering
d. Resolution	Smallest increment in Data Rate that the tester can be programmed to	UUT Compatibility
e. Accuracy	Data Rate Accuracy	UUT Compatibility
f. Jitter	Amount of jitter the tester can tolerate	UUT requirements for stability of data inputs(Rate)
2. Stray Load Capacitance a. Driver OFF	Extra unwanted loading	Erroneous data at input caused by tester loading if parameter is too large
b. Driver ON	Extra unwanted loading	Erroneous data at input caused by tester loading if parameter too large
3. Crosstalk (between adjacent pins) a. Crosstalk	Stray voltage from adjacent pins at max data rate & Maximum Swing	Erroneous data rate at input to tester. Decreases noise margin
b. Max Data Rate	Maximum data Rate the tester can provide	Condition when crosstalk is measured

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
c. Voltage swing at Max Data Rate	Maximum voltage swing at maximum data rate	Condition when Crosstalk is measured after data rate is achieved
4. Quescent Noise Level	Number of bits of depth of input memory.	Affects Noise margin between actual logic family and voltage thresholds
E. PIN MEMORY 1. Memory available (a) Yes [] (b) No []	Capability of extended hi-speed bursts of patterns	Defines ability of DTU to generate multiple patterns unrestrained by Computer I/O or DMA rates
2. Signature Analysis (a) Yes [] (b) No []	Polynomial Algorithm to store accumulated data/time information	Technique for compressed data/time testing to handle very large numbers of patterns
3. Ram Depth	Number of bits of depth of input memory.	Maximum number of patterns in a burst without algorithmic aid
4. Store Method a. Not Applicable []	Verification of data storage behind pin	If no pin memory available, must use computer I/O or DMA with severe speed restrictions
b. Exp vs Actual []	Capability of performing comparisons with actual vs expected state on-the-fly	Used to improve tester response times (reduce overhead)
c. Detected State []	Stores detected state without pass/fail	Used with multiple pins for ranging

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
d. With Mask []	Capability of storing results with error flagging, pattern by pattern	Used to improve tester response times (computer overhead)
e. Without Mask []	Capability of storing results without error flagging, pattern by pattern	Useful for debugging UUTs
5. Store Method (Algorithmic) a. Address []	Capability of generating tests based on pre-stored algorithms	Expands capability of Pin memory without sacrifice of speed
6. Masking on the Fly (a) Yes [] (b) No []	Capability of mask modification on-the-fly, without impacting data rates	UUT Requirements
F. DYNAMIC CHARACTERISTICS 1. Timing Generator selectable to a. (1) DTU [] (2) CARD [] (3) PIN []	Is this particular pin governed by a timing selection to the DTU, Card, or individual pin level	Capability of tester to provide different signal timing on different pins simultaneously or on a card by card, or pin by pin basis or must the entire DTU be a single timing set
b. Number of Timing Sets per set	Maximum number of timing sets or time/pin definition templates definable	TPS development for complex digital & hybrid UUTs. Primarily used for bus emulation
c. Response Periods per Timing Set	Maximum Number of Response periods in a timing set	TPS development & interfacing with dynamic or multiplexed data devices

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
e. Pattern Period (1) Min	Minimum time period between leading edges of one Response time of the beginning edge of the next response or stimulus event	Basic characteristic and limitation of the DTU timing capability
(2) Max	Maximum time period between beginning of one pattern to the beginning of the next pattern	Basic characteristics and limitations of the DTU timing capability
(3) N/A		
(4) Accuracy	Basic accuracy of pattern period over its operating range, specified in percent	Basic characteristics and limitations of the DTU timing capability
f. Resp. Period Begin Time (1) Min	Minimum time after T0 when edge of Response period begins	Basic characteristic and limitation of the DTU timing capability
(2) Max	Maximum time after T0 when Response ending can occur	Basic Characteristic and limitation of the DTU timing generation capability
(3) Res	Placement resolution of the Response period leading edge	Basic capability and limitation of DTU timing capability
(4) Acc	Accuracy of placement of the beginning of the Response period	Basic capability and limitation of the DTU timing capability

TABLE 2 - DIGITAL TESTER INPUT CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
g. Resp Period End T (1) Min	Minimum time after beginning of Response period to allow minimum width	Basic capability and limitation of the DTU timing capability
(2) N/A	Edge placement accuracy of Response Period ending	Basic capability and limitation of the DTU timing capability
(3) Res	Edge placement resolution of trailing edge of Response period	Basic capability and limitation of the DTU timing capability
(4) Acc	Accuracy of Edge Placement of Response ending time	Basic capability and limitation of the DTU timing capability
h. Resp Period Width (1) Min	Minimum Response width tester can Respond consistently to	Basic capability and limitation of DTU timing capability
(2) N/A		
(3) N/A		
(4) N/A		
i. Resp Period On/Off (1) Min	Define minimum time period between Response periods within pattern	Basic capability and limitation of DTU timing capability
(2) N/A		
(3) N/A		
(4) N/A		

5.0 DIGITAL TESTER CLOCK CHARACTERISTICS

This section covers the specific format to be used for external clock line(s) coming into the tester and clock line(s) coming from the tester to other units, see Figure 3. All of the items, A through D in Figure 3 are required to be addressed. The remainder of the chapter, see Table 3, is backup data that supports all of the items addressed in this section.

FIGURE 3 - DIGITAL TESTER CLOCK CHARACTERISTICS

A INTERFACING		B TECHNOLOGY		C DC LEVELS		D AC LEVELS	
1. Signal Name		1. TTL 2. ALB 3. AB 4. E 5. H 6. L 7. LB 8. N 9. B 10. MOS 11. CMOS 12. HC 13. ECL 14. ECL 10K 15. ECL 10KH 16. ECL 10CK 17. BIPOAR 18. HYBRID OTHER ..		Parameter		Value	
				Voltage High			
2. Direction				Voltage Low			
a Input <input type="checkbox"/>				Accuracy			
b Output <input type="checkbox"/>							
c Bi-directional <input type="checkbox"/>							
3. Shielding							
a Shielded							
(1) Yes <input type="checkbox"/>							
(2) No <input type="checkbox"/>							
Check only one							
b Shielded and grounded							
at DTU <input type="checkbox"/>							
c Shielded and grounded							
at I/F <input type="checkbox"/>							
d Coax and grounded							
at DTU <input type="checkbox"/>							
e Coax and grounded							
at I/F <input type="checkbox"/>							
f Twisted Pair <input type="checkbox"/>							

TABLE 3 - DIGITAL TESTER CLOCK LINE CHARACTERISTICS		
CATEGORY	FUNCTION	REQUIREMENT/REASON
A. INTERFACING		
1. Signal Name		
2. Signal Type a. Single Ended [] b. Differential []	Define type of interface used, whether single ended referenced to ground, or differential, referenced to each other	Determines ID requirements for use
3. Direction a. Input [] b. Output [] c. Bi-Directional []	Determine control of asynchronism; by Tester or UUT	As input, Clocking provides external control for Tester, as output, Clocking provides control over UUT
4. Shielding a. Shielded (1) Yes [] (2) No []	Reduces susceptibility to outside stimulus and interference	Tester would be severely limited to perform adequately above 10 Mhz
b. Shielded and grounded at DTU []	Provides good signal grounding fidelity up to approx. 20 Mhz	Required for shielding design in ID
c. Shielded and grounded at I/F []	Provides good signal grounding fidelity up to approx 20 Mhz	Required for shielding design in ID
d. Coax and grounded at DTU []	Provides good signal grounding fidelity above 20 Mhz up to GHz range	Required for hi-speed signal interconnect to ID
e. Coax and grounded at I/F []	Provides good signal grounding fidelity above 20 Mhz up to Ghz range	Required for hi-speed signal interconnect to ID

TABLE 3 - DIGITAL TESTER CLOCK LINE CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
f. Twisted Pair []	Inexpensive shielding method valid to approx. 10 Mhz	Required for interconnect matching into ID
B. TECHNOLOGY	Identifies specific logic characteristics (voltages, currents, impedances)	Identifies specific operating parameters required during testing
C. DC LEVELS 1. Voltage High	Defines Tester High logic state voltage range, as minimum threshold	Define High state threshold for Clock signals
2. Voltage Low	Defines Tester Low logic state voltage range, as maximum threshold	Define Low state threshold for Clock signals
3. Accuracy	For Clock outputs, defines percent accuracy of programmed or preset values	Required for ID design.
D. AC LEVELS 1. Minimum Frequency	Lowest Clock rate at which tester can function reliably	UUT Requirements
2. Maximum Frequency	Maximum Clock rate at tester can function reliably	UUT Requirements
3. Rise time	Determine rough susceptibility to noise and stray coupling	UUT Requirements
4. Falltime	Determine rough susceptibility to Noise and stray coupling	UUT Requirements

TABLE 3 - DIGITAL TESTER CLOCK LINE CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
5. Jitter	Defines stability of clock signal	Required for UUT/Tester compatibility analysis

6.0 DIGITAL TESTER CONTROL LINE CHARACTERISTICS

This section covers the specific format to be used for external control line(s) coming into the tester from an outside source or originating from the tester going to some outside source. All items, A through D in Figure 4 require to be addressed. The remainder of this chapter is backup data that supports all of the elements in this section.

FIGURE 4 - DIGITAL TESTER CONTROL LINE CHARACTERISTICS

GPI PIN
NO(S)

A INTERFACING		B TECHNOLOGY		C DC LEVELS		D TIMING	
1. Signal Name				Parameter Value		Parameter Value	
2. Direction		1. TTL		1. Vol High Gate		1. Minimum Initiale	
a Input		2. ALB		2. Vol Low Gate		2. Minimum Release	
b Output		3. ALB		3. Vol High Operate			
c Bi-directional		4. H		4. Vol Low Operate			
3. Shielding		5. H		5. Active			
a Shielded		6. Y		(a) High <input type="checkbox"/> (b) Low <input type="checkbox"/>			
(1) Yes <input type="checkbox"/>		7. Y					
(2) No <input type="checkbox"/>		8. Y					
Check only one		9. CMOS					
b Shielded and grounded		10. CMOS					
at DTU <input type="checkbox"/>		11. HCM					
c Shielded and grounded		12. HCM					
at I/P <input type="checkbox"/>		13. HCM					
d Coax and grounded		14. HCM					
at DTU <input type="checkbox"/>		15. HCM					
e Coax and grounded		16. HCM					
at I/P <input type="checkbox"/>		17. BIPO LAR					
f Twisted Pair <input type="checkbox"/>		18. HYBRID					
		OTHER					
		19.					

TABLE 4 - DIGITAL TESTER CONTROL LINE CHARACTERISTICS		
CATEGORY	FUNCTION	REQUIREMENT/REASON
A. INTERFACING		
1. Signal Name		
2. Signal Type		
a. Single Ended []	Define type of interface used, whether single-ended referenced to ground, or, differential, referenced to each other	Determines Interface Device (ID) requirements for use
b. Differential []		
3. Direction		
a. Input []	Determine control of asynchronism; by Tester or UUT	As input, provides external control for Tester, as output, controls UUT in relation to Tester
b. Output []		
c. Bi-Directional []		
4. Shielding		
a. Shielded	Reduces susceptibility to outside stimulus and interference	Tester would be severely limited to perform adequately above 10 Mhz
(1) Yes []		
(2) No []		
b. Shielded and grounded at DTU []	Provides good signal grounding fidelity up to approx 20 Mhz	Required for shielding design in ID
c. Shielded and grounded at I/F []	Provides good signal grounding fidelity up to approx 20 Mhz	Required for shielding design in ID
d. Coax and grounded at DTU []	Provides good signal grounding fidelity above 20 Mhz up to GHz range	Required for hi-speed signal interconnect to ID
e. Coax and grounded at I/F []	Provides good signal grounding fidelity above 20 Mhz up to GHz range	Required for hi-speed signal interconnect to ID
f. Twisted Pair []	Inexpensive shielding method valid to approx 10 Mhz	Required for interconnect matching into ID

TABLE 4 - DIGITAL TESTER CONTROL LINE CHARACTERISTICS (CONT)		
CATEGORY	FUNCTION	REQUIREMENT/REASON
B. TECHNOLOGY	Identifies specific logic characteristics (voltages, currents, impedances)	Identifies specific operating parameters required during testing
C. DC LEVELS 1. Volt High Safe	Most positive voltage pin can handle without damage	UUT/ID Requirements
2. Volt Low Safe	Most negative voltage pin can handle without damage	UUT/ID Requirements
3. Volt High Operate	Define High state threshold (minimum) or drive output	UUT/ID Requirements
4. Volt Low Operate	Define low state threshold (maximum) or drive output	UUT/ID Requirements
5. Active (a) High (b) Low	Defines True (asserted state) of signal	UUT/ID Requirements
D. TIMING 1. Min Initiate Time	Minimum time required before critical event to initiate control this signal is designed for	UUT/ID Requirements
2. Min Release Time	Minimum time required to release control from signal going false edge	UUT/ID Requirements

NAWCADLKE-MISC-483100-0001

THIS PAGE LEFT BLANK
INTENTIONALLY

7.0 FINDINGS

- a. Considerable research of Government and Commercial Activities did not produce formats already developed that could be used. There are some parametric data bases in existence that were found but they do not go to the level of detail that is necessary for a true "Hardware Congruent" comparison.
- b. In test equipment specifications, the same terminology means something slightly different from contractor to contractor. These slight but ambiguous differences make comparisons of testers, based on present specifications very difficult.
- c. There was a continual conflict between the totality of all possible parameters versus what was significant. Among those parameters considered significant there was a conflict between what was practicable to obtain, using test equipment at the pin interface, and what was not. For those parameters that were significant but very difficult to obtain other indirect methods were required such as lumped parameters.

8.0 CONCLUSIONS

- a. Although a considerable effort has gone into the generation of these formats they cannot cover all possible capabilities for all Digital Board/Assembly testers that could be encountered. However they should cover enough of all pertinent data to get either a "Congruent" or a very close match between tester capabilities at the Hardware Interface Level.
- b. This effort represents the first serious effort at trying to standardize electronic hardware interface specification for testers.

9.0 RECOMMENDATIONS

Before attempting to use the formats provided in this report get a clear understanding of the terminology used in the subject tester to be "Formatted" and reconcile those definitions with those contained in the Glossary of this report.

APPENDIX A

The following pages contain examples of the four different types of formats contained in this report. These formats are:

- (a) Digital Tester Output Characteristics
- (b) Digital Tester Input Characteristics
- (c) Digital Tester Clock Characteristics
- (d) Digital Tester Control Line Characteristics

DIGITAL TESTER OUTPUT CHARACTERISTICS

GPI PIN
NO (S)

OUTPUT

TECHNOLOGIES	
Check all that apply	OTHER
1. TTL	11. 11
2. CMOS	12. 12
3. ECL	13. 13
4. PMOS	14. 14
5. NMOS	15. 15
6. BiCMOS	16. 16
7. I ² C	17. 17
8. SPI	18. 18
9. JTAG	19. 19
10. Other	20. 20

INTERFACING	
1. TYPE	
a. Single I/O	<input type="checkbox"/>
b. Dynamic I/O	<input type="checkbox"/>
c. Static I/O	<input type="checkbox"/>

Delays in nanoseconds	
Parameter	Value
a. Skew - Pin/Pin same card	
b. Skew - Pin/Pin different card	
c. Gated Clock Out This Pin	
d. Ext Clock In to This Pin	
e. Ext Trigger In to This Pin	
f. Delay Inst to I/O	

Shielding	
a. Shielding	(1) Yes <input type="checkbox"/> (2) No <input type="checkbox"/>
Check only one	
b. Shielded and grounded at DTU	<input type="checkbox"/>
c. Shielded and grounded at I/F	<input type="checkbox"/>
d. Coax and grounded at DTU	<input type="checkbox"/>
e. Coax and grounded at I/F	<input type="checkbox"/>
f. Twisted Pair	<input type="checkbox"/>

Boundary Scan	
a. Yes	<input type="checkbox"/>
b. No	<input type="checkbox"/>

DC LEVELS	
1. Voltage Levels	
a. High Range	
b. Low Range	
c. Accuracy	
d. Resolution	
e. V Swing	

Current Levels	
Parameter	Current
a. Drive Hi	
b. Drive Lo	
c. Leakage Htz	

Impedance	
Parameter	Imp
a. Out Drive Hi	
b. Out Drive Lo	
c. Out Htz (ohm)	
d. Worst Case	

OPERATIONAL LIMITS	
1. Id State Drive	Yes <input type="checkbox"/> No <input type="checkbox"/>
a. On The Fly	

Slew Rates	
a. Minimum	
b. Maximum	

Voltage	
a. Max Voltage at Max Data Rate (unmultiplied)	
b. Max Voltage at Max Data Rate (multiplied)	

Data Rate Gen	
a. Data Rate	
b. Data Rate	
Parameter (unmultiplied)	
c. Minimum Data Rate	
d. External Trigger	
e. Minimum Data Rate	
f. Max Data Rate	
g. Max Data Rate	
h. Max Voltage	
i. Resolution	
j. Accuracy	
k. Jitter	
Parameter (multiplied)	
a. Minimum Data Rate	
b. External Trigger	
c. Minimum Data Rate	
d. Max Data Rate	
e. Max Data Rate	
f. External Trigger	
g. Max Voltage	
h. Resolution	
i. Accuracy	
j. Jitter	

MEMORY	
1. Pin Pattern Memory	yes <input type="checkbox"/> no <input type="checkbox"/>
2. Pin Memory	yes <input type="checkbox"/> no <input type="checkbox"/>
3. Ram Depth	
2. Store Method	
a. Not Applicable	<input type="checkbox"/>
b. Exp vs Actual	(1) <input type="checkbox"/> (2) <input type="checkbox"/>
c. With Mask	(1) <input type="checkbox"/> (2) <input type="checkbox"/>
d. Without Mask	(1) <input type="checkbox"/> (2) <input type="checkbox"/>
e. Signature Analysis	(1) <input type="checkbox"/> (2) <input type="checkbox"/>
f. Pattern Generator	(1) <input type="checkbox"/> (2) <input type="checkbox"/>
g. Algorithmic	(1) <input type="checkbox"/> (2) <input type="checkbox"/>
h. Ram	(1) <input type="checkbox"/> (2) <input type="checkbox"/>
i. Direct (static only)	(1) <input type="checkbox"/> (2) <input type="checkbox"/>

DYNAMIC CHARACTERISTICS	
1. Format	
a. DTU	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
b. CARD	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
c. PIN	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
Types (multiplied)	
NR	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RI	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
SBC	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RZ	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RO	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RTC	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
Types (unmultiplied)	
NR	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RI	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
SBC	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RZ	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RO	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
RTC	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
Timing Gen	
a. One for each	
b. DTU	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
c. CARD	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
d. PIN	(1) <input type="checkbox"/> (2) <input type="checkbox"/> (3) <input type="checkbox"/>
Timing Sets	
a. Stimulus (unmultiplied)	
b. Clocks per set	(1) Min (2) Max (3) Htz (4) Htz
c. Pattern Period	
d. Pattern Period Begin	
e. Pattern Period End	
f. Pattern Period Width	
g. Pattern Period on/off	

DIGITAL TESTER INPUT CHARACTERISTICS

GPI/PIN
NO (S)

INPUT

A Interfacing		B Technologies		C DC Levels		D AC Levels		E PIN MEMORY		F DYNAMIC CHARACTERISTICS	
1 TYPE		Check all that apply		1 Level Sets		1. Data Rates		1 Memory Available		1 Timing Gen	
a Single <input type="checkbox"/>		11 CMOS		a No of level sets		Parameter Value		a) Yes <input type="checkbox"/> (b) No <input type="checkbox"/>		Selectable to	
b I/O <input type="checkbox"/>		12 HC		b No of thresholds per level set		a Min Data Rate		2. Signature Analysis		a DTU <input type="checkbox"/> (1)	
c Dynamic <input type="checkbox"/>		13 ECL		2 Voltage Characteristics		b Max Data Rate		a) Yes <input type="checkbox"/> (b) No <input type="checkbox"/>		CARD <input type="checkbox"/> (2)	
d Static <input type="checkbox"/>		14 ECL 10K		a Voltage in High		c Resolution		3. Ram Depth		PIN <input type="checkbox"/> (3)	
(1) Sequential I/O Srobe		15 ECL 10KH		b Voltage in Low		d Accuracy		4. Store Method (data)		b. Timing Sets	
Yes <input type="checkbox"/> No <input type="checkbox"/>		16 ECL 100K		c accuracy		e Jitter		a Not Applicable		Window Periods/Set	
(2) Broadside Capability		17 HYBRID		d Resolution		2. Stray Load Capacitance		b Exp vs Actual		Timing Parameter	
Yes <input type="checkbox"/> No <input type="checkbox"/>		18 OTHER		e Min Del Amp		Parameter Value		c Detected State		(1) Min (2) Max (3) Res (4) Acc	
		19 S		3 Load Current		a Driver Off		d With Mask		d. Pattern Period	
		10 MOS		a Commutating V		b Driver On		e Without Mask		e. Resp Period Begin T	
2 DELAYS in nanoseconds				4 Impedance Characteristics (without Res Load)		3. Crosstalk (between adjacent pins)		5. Store Method (Algorithmic)		f. Resp Period End T	
Parameter Value				a Logic 1 Impedance		a Crossstalk		a Address		g. Resp Period Width	
a Srobe Skew - Pin/Pin				b Logic 0 Impedance		b Max Data Rate		a Masking on the Fly		h. Resp Period on/off	
b Srobe Skew - Pin/Pin				5 Loads (resistive)		c Voltage at					
c Ext Trigger In				a) Constant		Max Data Rate					
d Delay Inst to I/O				b) Commutating							
3. BOUNDARY SCAN				(1) Logic 1 Resistance							
(1) Yes <input type="checkbox"/> (2) No <input type="checkbox"/>				(2) Logic 0 Resistance							
				(3) Commutating V							
4. Shielding											
(1) Yes <input type="checkbox"/> (2) No <input type="checkbox"/>											
Check only one											
a Shielded and grounded											
b Shielded and grounded											
c at DTU											
d at I/F											
e Coax and grounded											
f Coax and grounded											
Twisted Pair											

DIGITAL TESTER CLOCK CHARACTERISTICS

GPI PIN
NO(S)

A INTERFACING		B TECHNOLOGY		C DC LEVELS		D AC Levels	
1. Signal Name _____ 2. Direction a Input <input type="checkbox"/> b Output <input type="checkbox"/> c Bi-directional <input type="checkbox"/> 3. Shielding a Shielded (1) Yes <input type="checkbox"/> (2) No <input type="checkbox"/> Check only one b Shielded and grounded at DTU <input type="checkbox"/> c Shielded and grounded at I/F <input type="checkbox"/> d Coax and grounded at DTU <input type="checkbox"/> e Coax and grounded at I/F <input type="checkbox"/> f Twisted Pair <input type="checkbox"/>		1. TTL 2. ALS 3. AS 4. E 5. H 6. L 7. LS 8. N 9. S 10. MOS 11. CMOS 12. HC 13. ECL 14. ECL 10K 15. ECL 10KH 16. ECL 10CK 17. BIPOLAR 18. HYBRID OTHER		Parameter Value Voltage High Voltage Low Accuracy		Parameter Value Minimum Freq Max Freq Rise/Time Fall/Time Jitter	

DIGITAL TESTER CONTROL LINE CHARACTERISTICS

GPI PIN
NO(S)

A INTERFACING		B TECHNOLOGY		C DC LEVELS		D TIMING	
1. Signal Name				Parameter		Value	
				1. Volt High Safe			
				2. Volt Low Safe			
				3. Volt High Operate			
				4. Volt Low Operate			
				5. Active			
				(a) High <input type="checkbox"/> (b) Low <input type="checkbox"/>			
2. Direction		1. TTL					
a Input		2. ALS					
b Output		3. AS					
c Bi-directional		4. E					
		5. H					
		6. L					
		7. LS					
		8. N					
		9. S					
		10. MOS					
		11. CMOS					
		12. HC					
		13. ECL					
		14. ECL 10K					
		15. ECL 10KH					
		16. ECL 10CK					
		17. BIPOLAR					
		18. HYBRID					
		OTHER					
		19.					
3. Shielding				Parameter		Value	
a Shielded				1. Minimum Initiate Time			
(1) Yes <input type="checkbox"/>				2. Minimum Release Time			
(2) No <input type="checkbox"/>							
Check only one							
b Shielded and grounded at DTU <input type="checkbox"/>							
c Shielded and grounded at I/F <input type="checkbox"/>							
d Coax and grounded at DTU <input type="checkbox"/>							
e Coax and grounded at I/F <input type="checkbox"/>							
f Twisted Pair <input type="checkbox"/>							

NAWCADLKE-MISC-483100-0001

THIS PAGE LEFT BLANK
INTENTIONALLY

GLOSSARY OF TERMS

<u>TERM</u>	<u>DEFINITION</u>
Broadside	Static technique drive/ sense technique where all required values for an entire pattern are loaded without regard to their final timing order, and then input/output simultaneously with a single strobe.
Burst	A contiguous sequence of patterns applied to the unit under test (usually at high data rates) using data previously stored in a pattern memory.
CPP Value	Integer number of clocks per pattern.
CrossTalk	The Crosstalk parameter included in the DTU section is performed by driving a pin at the maximum data rate and its maximum voltage swing as a square wave, at the selected impedance, and measuring the induced voltage on the adjacent (Victim) pin.
Driver	The portion of the DTU that provides the stimulus for a given pin.
Dynamic DTU Mode	Defines single or multiple edges and or response periods per pin per pattern, with quiescent state being part of or external to data pattern.

GLOSSARY OF TERMS (CONT)

<u>TERM</u>	<u>DEFINITION</u>
Force	The act of driving a pin to a specified level of current or voltage.
Format (Data)	Definition of type of control of quiescent driver pin state outside of Stimulus periods.
Initiate Time	Time required between initiation of a control signal and the related significant signal it references.
Loads:	
Constant Resistive	Constant fixed resistive load applied irrespective of logic state.
Commutative	Load level selected as a function of the logic state of the pin.
Resistive:	
Logic Zero Load	Resistive load applied when pin voltage is less than Commutating Voltage.
Logic One Load	Resistive load applied when pin voltage is greater than Commutating voltage.
(Load switches at Commutating Voltage)	
Constant Current	Constant current load irrespective of pin voltage.
Commutative Current	
Logic Zero Load	Current load applied when pin voltage is less than Commutative voltage.

GLOSSARY OF TERMS (CONT)

TERM

Logic One Load

DEFINITION

Current load applied when pin voltage is greater than Commutative voltage.

(Load Switches at Commutating Voltage)

Masking or Ignore

Define pin or group of pins whose state is NOT to be compared until otherwise commanded.

Maximum Cycle Time

Max Clock Period or slowest pattern time.

Maximum Burst Length

Maximum number of patterns the test system is capable of executing at sustained data rates.

Maximum Windows

Maximum number of window or response periods programmable during a TSET.

Minimum Cycle Time

Min Clock Period or fastest pattern time.

Minimum Window Time

Minimum window duration possible.

NR

Non-Return, or continuation of programmed state at the end of any defining stimulus period.

Number of Timing Sets

Maximum number of TSETS available for a specific test system.

Pattern Period

Programmable pattern time

GLOSSARY OF TERMS (CONT)

<u>TERM</u>	<u>DEFINITION</u>
Quiescent Noise Level	Noise level present on a Response line (driver off) with all other drivers in the "0" state.
RO	Return the pin to the Open (Off) state at the end of any defining stimulus period.
R1	Return to 1, return the pin state to a logic one (High) at the end of any defining stimulus period.
Release Time	Time required between release of a control signal to its' quiescent state and system response
Response, Sensor	The portion of the DTU that provides the digital measurement capability for a pin.
Response Period On/Off	Minimum time between Response periods within a Timing Set.
RTC	Return the pin to the logical complement of the defined state at the end of any defining stimulus period.
RZ	Return the pin to the zero(low) at the end of any defining stimulus period.
SBC	Surround by complement, similar to RTC, except in effect from preceding T0Clk to the next T0Clk.

GLOSSARY OF TERMS (CONT)

<u>TERM</u>	<u>DEFINITION</u>
Sequential	Static mode drive/sense technique where data is directly input/output from each card as commanded by computer input/output instructions.
Skew	Variation in event timing at the DTU, between measured pins whose time programming is identical.
Static DTU Mode	Only one edge defineable per applicable pin, per pattern, with response not time critical.
Stimulus Period	Programmable period during which assigned pins are set to the defined state.
Stimulus Period Begin Time	Programmable time relative to cycle or clock defining start of defined state drive.
Stimulus Period End Time	Programmable time relative to cycle or clock, defining end of defined state drive and return to chosen format level.
TOPAT	Pulse defining the beginning of each Pattern. Used in determining time placement of stimulus and response windows within a pattern.

GLOSSARY OF TERMS (CONT)

<u>TERM</u>	<u>DEFINITION</u>
Timing Set (TSET)	Pattern cycle timing definition, as a template for signal driving/ sensing as defined in individual patterns. Switchable on-the-fly.
VIH	Driver Voltage level for High state.
VIL	Driver Voltage level for Low state.
VOH	Minimum Sensor Voltage threshold for high (1) state detection.
VOL	Maximum Sensor Voltage threshold for low (0) state detection.
Window	Definition of timing for response measurement during dynamic mode operation.
Window Begin Time	Enables data sensing
Window End Time	Programmable end time of response measurement relative to cycle or clock parameter such as leading or trailing edge.

DISTRIBUTION LIST

NAWCADLKE		NAVAIRWARCENACDIV
483100B:	JM (2)	Patuxent River, MD
483100B:	TM (10)	
483200B:	RE	COMNAVAIRSYSCOM
483200B:	JK	PMA260 (2)
483200B:	RS	
483300B:	SR	DTIC (2)

REVISION LIST

REVISION	PAGES AFFECTED	DATE OF REVISION